High Level Synthesis of ASICs under Timing and Synchronization Constraints
High Level Synthesis of ASICs under Timing and Synchronization Constraints DeMicheli, Giovanni
Collection No.
0
Editorial:
SPRINGER
Year of edition:
2010
ISBN:
978-1-4419-5129-8
EAN
9781441951298
Collection:
The Springer International Series in Engineering and Computer Science
High:
235 High
Width:
155Width
Idiom:
INGLES

-5%

155,99 €

148,19 €

VAT included

WITHOUT STOCK (delivery on 10 days)

Buy

Notify availability

Add to Favorites

Free shipping!

If your purchase exceeds 19

High Level Synthesis of ASICs under Timing and Synchronization Constraints is from the author DeMicheli, Giovanni

High Level Synthesis of ASICs under Timing and Synchronization Constraints from the author DeMicheli, Giovanni edited by SPRINGER in the year 2010.

High Level Synthesis of ASICs under Timing and Synchronization Constraints has an ISBN code 978-1-4419-5129-8. In this case it is format paper, but we don't have High Level Synthesis of ASICs under Timing and Synchronization Constraints in format ebook.

We also have other titles of the author DeMicheli, Giovanni that we can find in our online book store in addition to High Level Synthesis of ASICs under Timing and Synchronization Constraints

Other books by